Marker Logo HMdb.org THE HISTORICAL
MARKER DATABASE
“Bite-Size Bits of Local, National, and Global History”
“Bite-Size Bits of Local, National, and Global History”
Mountain View in Santa Clara County, California — The American West (Pacific Coastal)
 

First RISC Microprocessor

Reduced Instruction-Set Computing

— IEEE Milestone in Electrical Engineering and Computing —

 
 
First RISC Microprocessor Marker image. Click for full size.
Photographed By Craig Baker, September 23, 2021
1. First RISC Microprocessor Marker
Inscription. UC Berkeley students designed and built the first VLSI reduced instruction-set computer in 1981. The simplified instructions of RISC-I reduced the hardware for instruction decode and control, which enabled a flat 32-bit address space, a large set of registers, and pipelined execution. A good match to C programs and the Unix operating system, RISC-I influenced instruction sets widely used today, including those for game consoles, smartphones and tablets.
 
Erected 2015 by Institute of Electrical and Electronics Engineers.
 
Topics and series. This historical marker is listed in these topic lists: Industry & CommerceScience & Medicine. In addition, it is included in the IEEE Milestones in Electrical Engineering and Computing series list. A significant historical year for this entry is 1981.
 
Location. 37° 24.886′ N, 122° 4.661′ W. Marker is in Mountain View, California, in Santa Clara County. Marker can be reached from Shoreline Boulevard north of U.S. 101, on the right when traveling north. Located at the Computer History Museum. Touch for map. Marker is at or near this postal address: 1401 N Shoreline Blvd, Mountain View CA 94043, United States of America. Touch for directions.
 
Other nearby markers. At least 9 other markers are within walking distance of this marker. Online Systems and Personal Computing (here, next to this marker); SPICE (here, next to this marker); DIALOG Online Search System
Paid Advertisement
Click on the ad for more information.
Please report objectionable advertising to the Editor.
Click or scan to see
this page online
(here, next to this marker); Birthplace of Silicon Valley (here, next to this marker); SPARC RISC Architecture (here, next to this marker); Moore’s Law (here, next to this marker); Shakey: The World's First Mobile Intelligent Robot (here, next to this marker); The Floating Gate EEPROM (here, next to this marker); Computer History Museum (here, next to this marker). Touch for a list and map of all markers in Mountain View.
 
First RISC Microprocessor Marker image. Click for full size.
Photographed By Craig Baker, September 23, 2021
2. First RISC Microprocessor Marker
Ten IEEE markers at this location.
Computer History Museum image. Click for full size.
Photographed By Craig Baker, September 20, 2021
3. Computer History Museum
 
 
Credits. This page was last revised on September 28, 2021. It was originally submitted on September 27, 2021, by Craig Baker of Sylmar, California. This page has been viewed 117 times since then and 9 times this year. Photos:   1, 2, 3. submitted on September 27, 2021, by Craig Baker of Sylmar, California.

Share this page.  
Share on Tumblr
m=182630

CeraNet Cloud Computing sponsors the Historical Marker Database.
This website earns income from purchases you make after using our links to Amazon.com. We appreciate your support.
Paid Advertisement
Apr. 26, 2024